

# **Sitronix**

# ST7549

### 68 x 102 Dot Matrix LCD Controller/Driver

### **1. INTRODUCTION**

The ST7549 is a driver & controller LSI for graphic dot-matrix liquid crystal display systems. It contains 102 segment and 67 common with 1 ICOM driver circuits. This chip is connected directly to a microprocessor, accepts 3-line or 4-line serial peripheral interface (SPI),  $I^2C$  interface or 8-bit parallel interface, display data can stores in an on-chip display data RAM of 68 x 102 bits. It performs display data RAM read/write operation with no external operating clock to minimize power consumption. In addition, because it contains power supply circuits to drive liquid crystal, it is possible to make a display system with the fewest components.

### 2. FEATURES

### Single-chip LCD controller & driver

### **Driver Output Circuits**

102 segment / 67 common+1 ICON common (1/68 duty) 102 segment / 32 common+1 ICON common (1/33 duty) 102 segment / 16 common+1 ICON common (1/17 duty) (1/33 duty and 1/17 duty are under partial screen mode)

### **On-chip Display Data Ram**

- Capacity: 68X102=6,936 bits

### **Microprocessor Interface**

- 8-bit parallel bi-directional interface with
   6800-series or 8080-series
- 4-line SPI (serial peripheral interface) available (only write operation)
- 3-line SPI (serial peripheral interface) available
- I<sup>2</sup>C (Inter-Integrated Circuit) Interface

### **On-chip Low Power Analog Circuit**

- Generation of LCD supply voltage (externally

Vout voltage supply is possible)

- Generation of intermediate LCD bias voltages
- Oscillator requires no external components (external clock also possible)
- Voltage converter (X2,X3,X4,X5)
- Voltage regulator(temperature gradient -0.05%/°C)
- Voltage follower
- On-chip electronic contrast control function (255 steps)

### External RESB (reset) pin

### Logic supply voltage range

- V<sub>DD1</sub> -V<sub>SS</sub> : 1.7 to 3.3V
- V<sub>DD2</sub> -V<sub>SS</sub> : 2.4 to 3.3V

### Display supply voltage range Vout -V\_{SS}

- 4.5 to 13V

Temperature range: -40 to +85 degree

ST7549	6800 , 8080 , 4-Line , 3-Line interface (without I <sup>2</sup> C interface)	 (42)
ST7549i	I <sup>2</sup> C interface	



### 3. ST7549 Pad Arrangement (COG)

Chip Size: 8,200 um × 1020 um

**Bump Pitch:** 

PAD NO 1 ~ 11 , 12 ~ 147 , 207 ~ 230 : 55 um ; PAD NO 11 ~ 12 : 56 um ;

PAD NO 148 ~ 216 : max : 175 um , min : 72 um

Bump Size:

PAD NO 188 ~ 193 : 45 (x)um × 60 (y) um ;

PAD NO 148 ~ 187 , 194 ~ 206 : 55 (x) um x 60 (y) um ;

PAD NO 124 ~ 137 , 217 ~ 230: 96 (x) um × 37 (y) um

PAD NO 1 ~ 123 , 138 ~ 147 , 207 ~ 216 : 37 (x) um x 96 (y) um ;

Bump Height: 17 um

Chip Thickness: 625 um



unit: um



# Pad Center Coordinates(68 Duty)

PAD NO.	PIN Name	х	Y
1	COM[43]	3677	371
2	COM[42]	3622	371
3	COM[41]	3567	371
4	COM[40]	3512	371
5	COM[39]	3457	371
6	COM[38]	3402	371
7	COM[37]	3347	371
8	COM[36]	3292	371
9	COM[35]	3237	371
10	COM[34]	3182	371
11	COM[33]	3127	371
12	SEG[0]	3071	371
13	SEG[1]	3016	371
14	SEG[2]	2961	371
15	SEG[3]	2906	371
16	SEG[4]	2851	371
17	SEG[5]	2796	371
18	SEG[6]	2741	371
19	SEG[7]	2686	371
20	SEG[8]	2631	371
21	SEG[9]	2576	371
22	SEG[10]	2521	371
23	SEG[11]	2466	371
24	SEG[12]	2411	371
25	SEG[13]	2356	371
26	SEG[14]	2301	371
27	SEG[15]	2246	371
28	SEG[16]	2191	371
29	SEG[17]	2136	371
30	SEG[18]	2081	371

PAD NO.	PIN Name	X	Y
31	SEG[19]	2026	371
32	SEG[20]	1971	371
33	SEG[21]	1916	371
34	SEG[22]	1861	371
35	SEG[23]	1806	371
36	SEG[24]	1751	371
37	SEG[25]	1696	371
38	SEG[26]	1641	371
39	SEG[27]	1586	371
40	SEG[28]	1531	371
41	SEG[29]	1476	371
42	SEG[30]	1421	371
43	SEG[31]	1366	371
44	SEG[32]	1311	371
45	SEG[33]	1256	371
46	SEG[34]	1201	371
47	SEG[35]	1146	371
48	SEG[36]	1091	371
49	SEG[37]	1036	371
50	SEG[38]	981	371
51	SEG[39]	926	371
52	SEG[40]	871	371
53	SEG[41]	816	371
54	SEG[42]	761	371
55	SEG[43]	706	371
56	SEG[44]	651	371
57	SEG[45]	596	371
58	SEG[46]	541	371
59	SEG[47]	486	371
60	SEG[48]	431	371



PAD NO.	PIN Name	x	Y
61	SEG[49]	376	371
62	SEG[50]	321	371
63	SEG[51]	266	371
64	SEG[52]	211	371
65	SEG[53]	156	371
66	SEG[54]	101	371
67	SEG[55]	46	371
68	SEG[56]	-9	371
69	SEG[57]	-64	371
70	SEG[58]	-119	371
71	SEG[59]	-174	371
72	SEG[60]	-229	371
73	SEG[61]	-284	371
74	SEG[62]	-339	371
75	SEG[63]	-394	371
76	SEG[64]	-449	371
77	SEG[65]	-504	371
78	SEG[66]	-559	371
79	SEG[67]	-614	371
80	SEG[68]	-669	371
81	SEG[69]	-724	371
82	SEG[70]	-779	371
83	SEG[71]	-834	371
84	SEG[72]	-889	371
85	SEG[73]	-944	371
86	SEG[74]	-999	371
87	SEG[75]	-1054	371
88	SEG[76]	-1109	371
89	SEG[77]	-1164	371
90	SEG[78]	-1219	371

PAD NO.	PIN Name	х	Y
91	SEG[79]	-1274	371
92	SEG[80]	-1329	371
93	SEG[81]	-1384	371
94	SEG[82]	-1439	371
95	SEG[83]	-1494	371
96	SEG[84]	-1549	371
97	SEG[85]	-1604	371
98	SEG[86]	-1659	371
99	SEG[87]	-1714	371
100	SEG[88]	-1769	371
101	SEG[89]	-1824	371
102	SEG[90]	-1879	371
103	SEG[91]	-1934	371
104	SEG[92]	-1989	371
105	SEG[93]	-2044	371
106	SEG[94]	-2099	371
107	SEG[95]	-2154	371
108	SEG[96]	-2209	371
109	SEG[97]	-2264	371
110	SEG[98]	-2319	371
111	SEG[99]	-2374	371
112	SEG[100]	-2429	371
113	SEG[101]	-2484	371
114	COMS	-2540	371
115	COM[0]	-2595	371
116	COM[1]	-2650	371
117	COM[2]	-2705	371
118	COM[3]	-2760	371
119	COM[4]	-2815	371
120	COM[5]	-2870	371



PAD NO.	PIN Name	Х	Y
121	COM[6]	-2925	371
122	COM[7]	-2980	371
123	COM[8]	-3035	371
124	COM[9]	-3981	352
125	COM[10]	-3981	297
126	COM[11]	-3981	242
127	COM[12]	-3981	187
128	COM[13]	-3981	132
129	COM[14]	-3981	77
130	COM[15]	-3981	22
131	COM[16]	-3981	-33
132	COM[17]	-3981	-88
133	COM[18]	-3981	-143
134	COM[19]	-3981	-198
135	COM[20]	-3981	-253
136	COM[21]	-3981	-308
137	COM[22]	-3981	-363
138	COM[23]	-3678	-371
139	COM[24]	-3623	-371
140	COM[25]	-3568	-371
141	COM[26]	-3513	-371
142	COM[27]	-3458	-371
143	COM[28]	-3403	-371
144	COM[29]	-3348	-371
145	COM[30]	-3293	-371
146	COM[31]	-3238	-371
147	COM[32]	-3183	-371
148	T6	-2194	-389
149	T7	-2075	-389
150	VDD1	-2002	-389

PAD NO.	PIN Name	х	Y
151	VDD1	-1929	-389
152	VDD1	-1856	-389
153	VDD1	-1783	-389
154	PS0	-1710	-389
155	PS1	-1591	-389
156	PS2	-1518	-389
157	BR	-1399	-389
158	VSS	-1326	-389
159	Т8	-1253	-389
160	Т9	-1134	-389
161	СР	-1061	-389
162	T10	-942	-389
163	T11	-869	-389
164	VDD2	-766	-389
165	VDD2	-693	-389
166	VDD2	-620	-389
167	VDD2	-547	-389
168	RESB	-410	-389
169	CSB	-291	-389
170	/WR	-218	-389
171	/RD	-99	-389
172	A0	-26	-389
173	VDD1	77	-389
174	D7	150	-389
175	D6	269	-389
176	D5	342	-389
177	D4	461	-389
178	D3	534	-389
179	D2	653	-389
180	D1	726	-389



PAD NO.	PIN Name	Х	Y
181	D0	845	-389
182	OSC	918	-389
183	VSS	1021	-389
184	VSS	1094	-389
185	VSS	1167	-389
186	VSS	1240	-389
187	VRS	1313	-389
188	T0	1385	-389
189	T1	1534	-389
190	T2	1609	-389
191	Т3	1784	-389
192	T4	1859	-389
193	T5	2034	-389
194	VSS	2108	-389
195	VSS	2181	-389
196	VSS	2254	-389
197	VSS	2327	-389
198	VLCDOUT	2415	-389
199	VLCDOUT	2488	-389
200	VLCDIN	2561	-389
201	VLCDIN	2634	-389
202	V0	2793	-389
203	V1	2883	-389
204	V2	2956	-389
205	V3	3029	-389
206	V4	3102	-389
207	COMS	3183	-371
208	COM[66]	3238	-371
209	COM[65]	3293	-371
210	COM[64]	3348	-371

PAD NO.	PIN Name	x	Y
211	COM[63]	3403	-371
212	COM[62]	3458	-371
213	COM[61]	3513	-371
214	COM[60]	3568	-371
215	COM[59]	3623	-371
216	COM[58]	3678	-371
217	COM[57]	3981	-363
218	COM[56]	3981	-308
219	COM[55]	3981	-253
220	COM[54]	3981	-198
221	COM[53]	3981	-143
222	COM[52]	3981	-88
223	COM[51]	3981	-33
224	COM[50]	3981	22
225	COM[49]	3981	77
226	COM[48]	3981	132
227	COM[47]	3981	187
228	COM[46]	3981	242
229	COM[45]	3981	297
230	COM[44]	3981	352
	1	l	I

# 4. BLOCK DIAGRAM





# **5. PINNING DESCRIPTIONS**

Pin Name	I/O			Description		No. of Pins
Lcd driver outputs						·
		-	driver outputs ata and the M		e output voltage of segme	ent
		Display data	M (Internal)		er output voltage / Reverse display	
SEG0 to SEG101	о	Н	Н	V <sub>0</sub>	V <sub>2</sub>	102
		Н	L	V <sub>SS</sub>	V <sub>3</sub>	_
		L	Н	V <sub>2</sub>	V <sub>0</sub>	
		L	L	V <sub>3</sub>	V <sub>SS</sub>	
		Power s	ave mode	V <sub>SS</sub>	V <sub>SS</sub>	
	0	common drive Display data	canning data a er. M(Internal)	Common drove	trol the output voltage of er output voltage / Reverse display	
COM0 to COM66	0	H	H		V <sub>SS</sub>	67
	H	L		V <sub>0</sub>		
		L	H		V <sub>1</sub>	
			<u> </u>		V <sub>4</sub>	
		Powers	ave mode		V <sub>SS</sub>	
COMS	0	-	out for the icon gnals of two pir		en not used, this pin shou	ıld 2
MICROPROCESSOF						
		Microprocesso	or interface sel	ect input pin		
		PS0 PS	1 PS2		State	ור
		"L" "L		Pin-SPI MPU inte		11
PS[2:0]		"L" "L		Pin-SPI MPU inte		3
		"L" "H		80-series paralle		]  -
		"L" "H	" "H" 68	00-series paralle	I MPU interface	
		"H" "H'	'"H" l <sup>2</sup> C	C interface		]
		Chip select in				4
CSB	I				B is " L ". When chip sele	ect 1
				high impedance	bin can fix to " H"	
		Reset input pi		nenace, so unis p		
RESB	I			ation is executed		1
				the data bits are data or a command. at D0 to D7 are display data.		
A0				D7 are control		1
	1				e, so this pin can fix to "	



		Read/W	rite execution c	ontrol pin	(PS[0:1]=[L:H])	
		PS2	MPU type	/WR(R/W	/) Description	
		н	6800-series	R/W	Read/Write control input pin R/W=" H ": read R/W=" L": write	
/WR(R/W)		L	8080-series	/WR	Write enable clock input pin The data on D0 to D7 are latched at the rising edge of the /WR signal	1
		When in	the serial inter	face must	fix to " H"	
		Read/W	rite execution c	ontrol pin	(PS[0:1]=[L:H])	
		PS2	MPU Type	/RD (E)	Description	
/RD (E)	I	н	6800-series	E	Read/Write control input pin R/W=" H ": When E is " H ", D0 to D7 are in an output status. R/W=" L ": The data on D0 to D7 are latched at the falling edge of the E signal.	1
		L	8080-series	/RD	Read enable clock input pin When /RD is " L ", D0 to D7 are in an output status.	
		When in	the serial inter	face must	fix to " H"	
	I/O	8-bit bi-c micropro	directional data	bus that is ıs.	ace : 6800 . 8080 connected to the standard 8-bit to D7 is high impedance.	8
			sing serial inte			
			al input clock (S			
			D3 : serial input D6, D7 : must f	-	A), must be connected together	
					) to D7 is high impedance.	
D7 to D4 D1 to D3 (SDA)			sing serial inte			
D0(SCLK)			al input clock (			
- (			ial input data (S	_ /		
				-	d ID function(SDA_OUT) D1=0;connect to VDD,ID1=1	
					D1=0,connect to VDD,ID1=1 D2=0;connect to VDD,ID2=1	
					D3=0;connect to VDD,ID3=1	
			•		D4=0;connect to VDD,ID4=1	
			t D1~D3 be co			
		Sugges	t D4~D7(ID1~I	D4) be co	nnected to VDD if not used	
		When ch	nip select is not	active, D0	to D7 is high impedance.	



V <sub>DD2</sub> V <sub>LCDIN</sub> V <sub>LCDOUT</sub>	Power Supply Power Supply Power Supply Power Supply	Digital Supply voltage:1.7V~3.3V         The 2 supply rails V <sub>DD1</sub> and V <sub>DD2</sub> could be connected together.         If Digital Option pin is high, must be this level         Analog Supply voltage:2.4V~3.3V         The 2 supply rails V <sub>DD1</sub> and V <sub>DD2</sub> could be connected together.         If the internal voltage generator is used, the V <sub>LCDIN</sub> & V <sub>LCDOUT</sub> must be connected together. An external supply voltage can be supplied using the V <sub>LCDIN</sub> pad. This pad is for external multiple voltage input. In this case, VLCDOUT has to be left open,         If the internal voltage generator is used, the V <sub>LCDIN</sub> & V <sub>LCDOUT</sub> must be connected together and series one capacitor to VSS         If an external supply is used this pin must be left open.	5 4 2 2
	Supply Power Supply Power	The 2 supply rails V <sub>DD1</sub> and V <sub>DD2</sub> could be connected together.         If Digital Option pin is high, must be this level         Analog Supply voltage:2.4V~3.3V         The 2 supply rails V <sub>DD1</sub> and V <sub>DD2</sub> could be connected together.         If the internal voltage generator is used, the V <sub>LCDIN</sub> & V <sub>LCDOUT</sub> must be connected together. An external supply voltage can be supplied using the V <sub>LCDIN</sub> pad. This pad is for external multiple voltage input. In this	4
$V_{DD2}$	Supply Power	The 2 supply rails V <sub>DD1</sub> and V <sub>DD2</sub> could be connected together.         If Digital Option pin is high, must be this level         Analog Supply voltage:2.4V~3.3V	-
		The 2 supply rails $V_{DD1}$ and $V_{DD2}$ could be connected together.	5
V <sub>DD1</sub>			
V <sub>SS</sub>	Power Supply	Ground.	9
Power Supply Pins			
OSC	I	When the on-chip oscillator is used, this input must be connected to VDD. An external clock signal, if used, is connected to this input. If the oscillator and external clock are both inhibited by connecting the OSC pin to VSS the display is not clocked and may be left in a DC state. To avoid this, the chip should always be put into Power Down Mode before stopping the clock.	1
CD DRIVER SUPPL	.Y		
D7 to D6 (SA) D5 to D4(X) D3 to D2 (SDA_OUT) D1 (SDA_IN) D0 (SCLK)		D0: serial clock input (SCLK) D1: serial input data (SDA_IN) D2, D3: (SDA_OUT) serial data acknowledge for the I <sup>2</sup> C interface. By connecting SDA_OUT to SDA_IN externally, the SDA line becomes fully I <sup>2</sup> C interface compatible. Having the acknowledge output separated from the serial data line is advantageous in chip on glass (COG) applications. In COG application where the track resistance from the SDA_OUT pad to the system SDA line can be significant, a potential divider is generated by the bus pull-up resistor and the ITO track resistance. It is possible the during the acknowledge cycle the ST7549 will not be able to create a valid logic 0 level. By splitting the SDA_IN input from the SDA_OUT output the device could be used in a mode that ignores the acknowledge bit. In COG applications where the acknowledge cycle is required, it is necessary to minimize the track resistance from the SDA_OUT pad to the system SDA line to guarantee a valid low level. <b>D1.D2.D3 must be connected together (SDA)</b> D4, D5: must fix to "H" D6, D7: Is slave address (SA) bit1, 0, must fix to "H" or "L" Chip select input pins "CSB" not used must fix to "H"	



VRS	Power Supply	Monitor Voltage Regulator level, must be left open.	1
Configuration Pins			
СР	I	Set Booster stages. (VSS=4X;VDD=5X) CP pin set the default value of booster stages after reset , and booster stage can be changed by software instruction	1
BR	I	Set LCD bias ratio. (VSS=1/7;VDD=1/9) BR pin set the default value of bias ratio after reset , and bias ratio can be changed by software instruction	1
Test Pin			
T0~T11	т	T0~T7 must floating T8.T9.T10 must connect to VDD T11 must connect to VSS	10

### ST7549 I/O PIN ITO Resister Limitation

PIN Name	ITO Resister
PS[2:0],OSC,CP,BR,T8~T11	No Limitation
T0~T7,VRS, V1 , V2 , V3 , V4	Floating
Vdd1, Vdd2, Vss, Vlcdin , Vlcdout	<100Ω
VO	<500Ω
A0,/WR,/RD,CSB, D0 …D7	<1ΚΩ
RESB	<10ΚΩ



# **6. FUNCTIONS DESCRIPTION**

### MICROPROCESSOR INTERFACE

### **Chip Select Input**

There is CSB pin for chip selection. The ST7549 can interface with an MPU when CSB is "L". When CSB is "H", these pins are set to any other combination, A0, /RD(E), and /WR(R/W) inputs are disabled and D0 to D7 are to be high impedance. And, in case of serial interface, the internal shift register and the counter are reset.

### Parallel / Serial Interface

ST7549 has five types of interface with an MPU, which are three serial and two parallel interfaces. This parallel or serial interface is determined by PS [0:2] pin as shown in table 1.

PS0	PS1	PS2	CSB	A0	State
"L"	"L"	"L"	CSB	A0	4 Pin-SPI MPU interface
"L"	"L"	"Н"	CSB	" * "	3 Pin-SPI MPU interface
"L"	"Н"	"L"	CSB	A0	8080-series parallel MPU interface
"L"	"Н"	"Н"	CSB	A0	6800-series parallel MPU interface
"Н"	"Н"	"Н"	" * "	" * "	I <sup>2</sup> C interface

### Table 1. Parallel/Serial Interface Mode

#### **Parallel Interface**

The 8-bit bi-directional data bus is used in parallel interface and the type of MPU is selected by PS2 as shown in table 2. The type of data transfer is determined by signals at A0, /RD (E) and /WR(R/W) as shown in table 3.

	Table 2. Microprocessor Selection for Parallel Interface											
PS0	PS1	PS2	CSB	A0	/RD (E)	/WR (R/W)	DB0 to DB7	MPU bus				
L	Н	Н	CSB	A0	ш	R/W	DB0 to DB7	6800-series				
L	Н	L	CSB	A0	/RD	/WR	DB0 to DB7	8080-series				

### Table 3. Parallel Data Transfer

Common	6800-:	series	8080-	series					
A0	Е	R/W	/RD	/WR	Description				
AU	(/RD)	(/WR)	(E)	(R/W)					
Н	Н	Н	L	Н	Display data read out				
Н	Н	L	Н	L	Display data write				
L	Н	Н	L	Н	Register status read				
L	Н	L	Н	L	Writes to internal register (instruction)				

NOTE: When /RD (E) pin is always pulled high for 6800-series interface, it can be used CSB for enable signal. In this case, interface data is latched at the rising edge of CSB and the type of data transfer is determined by signals at A0, /WR(R/W) as in case of 6800-series mode.

### **Serial Interface**

Serial Mode	PS0	PS1	PS2	CSB	A0
4-line SPI interface	L	L	L	CSB	Used
3-line SPI interface	L	L	Н	CSB	Not Used Fix to "H"
I <sup>2</sup> C interface	Н	Н	Н	Not Used Fix to "H"	Not Used Fix to "H"

### PS0=" L ", PS1=" L ", PS2=" L ": 4-line SPI interface

When the ST7549 is active (CSB="L"), serial data (D1) and serial clock (D0) inputs are enabled. And not active, the internal 8-bit shift register and the 3-bit counter are reset. The display data/command indication may be controlled either via software or the Register Select (A0) Pin, based on the setting of PS[2:0]. When the A0 pin is used , data is display data when A0 is high, and command data when A0 is low. When A0 is not used , the LCD Driver will receive command from MCU by default. If messages on the data pin are data rather than command, MCU should send Data direction command to



control the data direction and then one more command to define the number of data bytes will be write. After these two continuous commands are sending, the following messages will be data rather than command. Serial data can be read on the rising edge of serial clock going into D0 and processed as 8-bit parallel data on the eighth serial clock. And the DDRAM column address pointer will be increased by one automatically. The next bytes after the display data string are handled as command data.



PS0=" L ", PS1=" L ", PS2=" H ": 3-line SPI interface





Figure 1-2 shows the timing of reading on one bit of B1....B4



To access Driver TxData-mode a Self Test command is needed to write to driver. The first bit (A0) is low to indicate next 8-bits are for command. The data is read to the driver on the rising edge of SCLK. After last command bit (bit 0) is read SDA-out becomes active (Low impendence) and MCU is able to read data from driver.

The data is read to 8-bit register in MCU so that the bit which was the object of reading is MSB (D7). The same bit value is the written again to the register 3 times in a row by next 3 rising edges of SCLK. These first 4 bits are MSB. The 4 LSB is written to the register as the complement of 4 MSB by 4 next rising edges of SCLK. The complement function is done by the driver.

This function allows to check if the written data is valid.

After written all 8 bits to the register the Auto Return-block in driver release automatically driver back to the MCU TxData-mode, MCU Txdata line changes from high-z to active low in the falling edge of 8th SCLK pulse. CSB must be set high and low again before A0 writing can continue.

SDA-out and SDA-in line can be short circuited in normal working conditions.

Bit No.	D7(MSB)	D6	D5	D4	D3	D2	D1	D0(LSB)
Status	0 or 1	Bits have	e same status	s as MSB	Bits ar	e complemer	nt of 4 MSB (I	D7~D4)

For example, if D7 (MSB) has status "0" first 4 bits (D7~D4) represent the status of D7 ("0") and next four bits (D3~D0) have status "1" because they represent complement data of D7~D4 (see the figure below)

It is recommended to use below 1 MHz SCLK speed for Driver Tx mode (both self test command writing and reading of status). This guarantees that D7 and D6 status bits are also valid.





### PS0=" H ", PS1=" H ", PS2=" H ": I<sup>2</sup>C Interface

The  $I^2C$  interface receives and executes the commands sent via the  $I^2C$  Interface. It also receives RAM data and sends it to the RAM.

The  $I^2C$  Interface is for bi-directional, two-line communication between different ICs or modules. The two lines are a Serial Data line (SDA) and a Serial Clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

### **BIT TRANSFER**

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse because changes in the data line at this time will be interpreted as a control signal. Bit transfer is illustrated in Fig.4.

### START AND STOP CONDITIONS

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P). The START and STOP conditions are illustrated in Fig.5.

### SYSTEM CONFIGURATION

- The system configuration is illustrated in Fig.6.
- · Transmitter: the device, which sends the data to the bus
- · Receiver: the device, which receives the data from the bus
- · Master: the device, which initiates a transfer, generates clock signals and terminates a transfer
- $\cdot$  Slave: the device addressed by a master
- · Multi-Master: more than one master can attempt to control the bus at the same time without corrupting the message
- · Arbitration: procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted
- · Synchronization: procedure to synchronize the clock signals of two or more devices.

### ACKNOWLEDGE

Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. A master receiver must also generate an acknowledge after the reception of each byte. A master receiver must also generate an acknowledge after the reception of each byte. A master receiver must also generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end-of-data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition. Acknowledgement on the I<sup>2</sup>C Interface is illustrated in Fig.7.





04







### I<sup>2</sup>C Interface protocol

The ST7549 supports command, data write addressed slaves on the bus.

Before any data is transmitted on the  $I^2C$  Interface, the device, which should respond, is addressed first. Four 7-bit slave addresses (01111**00**,01111**01**, 01111**10** and 01111**11**) are reserved for the ST7549. The least significant bit of the slave address is set by connecting the input SA0 and SA1 to either logic 0 (or logic 1 (VDD1). The  $I^2C$  Interface protocol is illustrated in Fig.8.

The sequence is initiated with a START condition (S) from the  $I^2C$  Interface master, which is followed by the slave address. All slaves with the corresponding address acknowledge in parallel, all the others will ignore the  $I^2C$  Interface transfer. After acknowledgement, one or more command words follow which define the status of the addressed slaves.

A command word consists of a control byte, which defines Co and A0, plus a data byte.

The last control byte is tagged with a cleared most significant bit (i.e. the continuation bit Co). After a control byte with a cleared Co bit, only data bytes will follow. The state of the A0 bit defines whether the data byte is interpreted as a command or as RAM data. All addressed slaves on the bus also acknowledge the control and data bytes. After the last control byte, depending on the A0 bit setting; either a series of display data bytes or command data bytes may follow. If the A0 bit is set to logic 1, these display bytes are stored in the display RAM at the address specified by the data pointer. The data pointer is automatically updated and the data is directed to the intended ST7549 device. If the A0 bit of the last control byte is set to logic 0, these command bytes will be decoded and the setting of the device will be changed according to the received commands. Only the addressed slave makes the acknowledgement after each byte. At the end of the transmission the I<sup>2</sup>C INTERFACE-bus master issues a STOP condition (P). If the R/W bit is set to logic 1 the chip will output data immediately after the slave address if the A0 bit, which was sent during the last write access, is set to logic 0. If no acknowledge is generated by the master after a byte, the driver stops transferring data to the master.





### Data Transfer

The ST7549 uses bus holder and internal data bus for data transfer with the MPU. When writing data from the MPU to on-chip RAM, data is automatically transferred from the bus holder to the RAM as shown in figure 9. And when reading data from on-chip RAM to the MPU, the data for the initial read cycle is stored in the bus holder (dummy read) and the MPU reads this stored data from bus holder for the next data read cycle as shown in figure 10. This means that a dummy read cycle must be inserted between each pair of address sets when a sequence of address sets is executed. Therefore, the data of the specified address cannot be output with the read display data instruction right after the address sets, but can be output at the second read of data.







### DISPLAY DATA RAM (DDRAM)

The ST7549 contains a 68X102 bit static RAM that stores the display data. The display data RAM store the dot data for the LCD. It has a 68(8 pageX8 bit +1 pageX3 bit +1 pageX1 bit) X 102. There is a direct correspondence between X-address and column output number. It is 68-row by 102-column addressable array. Each pixel can be selected when the page and column addresses are specified. The 65 rows are divided into 8 pages of 8 lines (0~63 COM) and 8th page with three line (D0 ~D2)(64~ 66 COM) and 9th page with a single line (D0 only)(67 row—COMS (ICON). Data is read from or written to the 8 lines of each page directly through D0 to D7. The display data of D0 to D7 from the microprocessor correspond to the LCD common lines. The microprocessor can read from and write to RAM through the I/O buffer. Since the LCD controller operates independently, data can be written into RAM at the same time as data is being displayed without causing the LCD flicker.

### Page Address Circuit

This circuit is for providing a Page Address to Display Data RAM. It incorporates 4-bit Page Address register changed by only the "Set Page" instruction. Page Address 9 is a special RAM area for the icons and display data D0 is only valid.

### Line Address Circuit

This circuit assigns DDRAM a Line Address corresponding to the first line (COM0) of the display. Therefore, by setting Line Address repeatedly, it is possible to realize the screen scrolling and page switching without changing the contents of on-chip RAM as shown in figure 10. It incorporates 7-bit Line Address register changed by only the initial display line instruction and 7-bit counter circuit. At the beginning of each LCD frame, the contents of register are copied to the line counter which is increased by CL signal and generates the line address for transferring the 102-bit RAM data to the display data latch circuit. When icon is selected by setting icon page address, display data of icons are not scrolled because the MPU cannot access Line Address of icons.



### **Column Address Circuit**

Column Address Circuit has an 8-bit preset counter that provides Column Address to the Display Data RAM as shown in figure11. The display data RAM column address is specified by the Column Address Set command. The specified column address is incremented (+1) with each display data read/write command. This allows the MPU display data to be accessed continuously.

Register MX and MY selection instruction makes it possible to invert the relationship between the Column Address and the segment outputs. It is necessary to rewrite the display data on built-in RAM after issuing MX select instruction. Refer to the following figure 12.

SEG Output									
SEG Output									
MX	SEG0	SEG101							
"0"	seg0	→ Segment Address → seg101							
"1"	seg101	← Segment Address ← seg0							

Com Output									
SEG Output									
MY	Com0	Com66	Coms						
"0"	com0 → Common Address	$s \rightarrow \text{com66}$	Coms						
"1"	com66 🗲 Common Addres	ss ← com0	Coms						

		Common output pins	
Duty	MY	Com [0:66]	Coms
1/00	0	Com [0:66]	Coms
1/68	1	Com [66:0]	Coms

#### ADDRESSING

Data is downloaded in bytes into the RAM matrix of ST7549 as indicated in Figs.11, 12, 13, 14. The display RAM has a matrix of 68 by 102 bits. The address pointer addresses the columns. The address ranges are: X 0 to 101 (1100101), Y 0 to 9 (1001). Addresses outside these ranges are not allowed.

In horizontal addressing mode the X address increments after each byte (see Fig.14). After the last X address (X = 101) X wraps around to 0 and Y increments to address the next row.

After the very last address (X = 101, Y = 9) the address pointers wrap around to address (X = 0, Y = 0)



### Data structure









### LCD DRIVER CIRCUIT

68-channel common drivers and 102-channel segment drivers configure this driver circuit. This LCD panel driver voltage depends on the combination of display data and M signal.





### Partial Display on LCD

The ST7549 realizes the Partial Display function on LCD with low-duty driving for saving power consumption and showing the various display duty. To show the various display duty on LCD, LCD driving duty and bias are programmable via the instruction. And, built-in power supply circuits are controlled by the instruction for adjusting the LCD driving voltages.



Figure 20.Reference Example for Partial Display



### Figure 21.Partial Display (Partial Display Duty=16,initial COM0=0)





Figure 22.Moving Display (Partial Display Duty=16,Initial COM0=8)



### 7. RESET CIRCUIT

Setting RESB to "L" or Reset instruction can initialize internal function. When RESB becomes "L", following procedure is occurred.

Page address: 0 Column address: 0 Display control: Display blank COM Scan Direction MY: 0 SEG Select Direction MX: 0 DO=0 Oscillator: OFF N-line inversion register: 0 (disable) Power down mode (PD = 1) normal instruction set (H[1:0] = 00) Display blank (E = D = 0) Address counter X [6:0] = 0, Y [3:0] = 0 Bias system (BS [2:0] = 0) VLCD is equal to 0; the HV generator is switched off (VOP [6:0] = 0) After power-on, RAM data are undefined

While RESB is "L" or reset instruction is executed, no instruction except read status can be accepted. Reset status appears at DB0. After DB0 becomes "L", any instruction can be accepted. RESB must be connected to the reset pin of the MPU, and initialize the MPU and this LSI at the same time. The initialization by RESB is essential before used.



# 8. INSTRUCTION TABLE

INSTRUCTION	• •	WR			C	OMMA	ND BYT	E			DESCRIPTION
INSTRUCTION	<b>A</b> 0	(R/W)	D7	D6	D5	D4	D3	D2	D1	D0	DESCRIPTION
H independent instruction											
NOP	0	0	0	0	0	0	0	0	0	0	No operation
Reserved	0	0	0	0	0	0	0	0	0	1	Do not use
Function set	0	0	0	0	1	MX	MY	PD	H1	H0	Power-down; entry mode; Extended instruction control
Read status byte	0	1	PD	0	0	D	Е	MX	MY	DO	Read status byte
Read data	1	1	D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	D <sub>3</sub>	$D_2$	D <sub>1</sub>	D <sub>0</sub>	Read data to RAM
Write data	1	0	D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Write data to RAM

INSTRUCTION		WR			C	COMMA	ND BYT	E			DESCRIPTION			
INSTRUCTION	<b>A</b> 0	(R/W)	D7	D6	D5	D4	D3	D2	D1	D0	DESCRIPTION			
H[1:0]=[0:0]														
Reserved	0	0	0	0	0	0	0	0	1	Х	Do not use			
Set V <sub>LCD</sub> range	0	0	0	0	0	0	0	1	0	PRS	V <sub>LCD</sub> range L/H select			
END	0	0	0	0	0	0	0	1	1	0	Release read/modify/write			
Read/modify/write	0	0	0	0	0	0	0	1	1	1	RAM address at R:+0 , W:+1			
Display control	0	0	0	0	0	0	1	D	0	Е	Sets display configuration			
Reserved	0	0	0	0	0	1	0	0	Х	Х	Do not use			
Set Y address of RAM	0	0	0	1	0	0	Y <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Y <sub>0</sub>	Sets Y address of RAM 0 Y 9			
Set X address of RAM	0	0	1	X <sub>6</sub>	X <sub>5</sub>	X4	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	X <sub>0</sub>	Sets X address of RAM 0 X 101			
H[1:0]=[0:1]				•		•	•		•					
Reserved	0	0	0	0	0	0	0	0	1	Х	Do not use			
Display configuration	0	0	0	0	0	0	1	DO	х	х	Top/bottom row mode set data order			
Bias system	0	0	0	0	0	1	0	BS <sub>2</sub>	BS <sub>1</sub>	BS <sub>0</sub>	Sets bias system (BSx)			
Set Start line	0	0	0	1	S5	S4	S3	S2	S1	S0	Specify the initial display line to realize vertical scrolling			
Set V <sub>OP</sub>	0	0	1	V <sub>OP6</sub>	V <sub>OP5</sub>	V <sub>OP4</sub>	V <sub>OP3</sub>	V <sub>OP2</sub>	V <sub>OP1</sub>	V <sub>OP0</sub>	Write V <sub>OP</sub> to register			

INSTRUCTION	• •	WR			C	OMMA	ND BYT	E			DESCRIPTION
INSTRUCTION	A0	(R/W)	D7	D6	D5	D4	D3	D2	D1	D0	DESCRIPTION
H[1:0]=[1:0]											
Reserved	0	0	0	0	0	0	0	0	1	Х	Do not use
Partial screen mode	0	0	0	0	0	0	0	1	0	PS	Partial screen enable
Partial screen size	0	0	0	0	0	0	1	0	0	WS	Set partial screen size
Display part	0	0	0	0	0	1	0	DP2	DP1	DP0	Set display part for partial screen mode
H[1:0]=[1:1]											
RESET	0	0	0	0	0	0	0	0	1	1	Software reset
Display control	0	0	0	0	0	0	1	FR2	FR1	FR0	Frame rate control
N line inversion	0	0	0	1	0	NL4	NL3	NL2	NL1	NL0	Sets N line inversion
Booster Efficiency &Booster Stage	0	0	1	0	0	1	BE1	BE0	PC1	PC0	Booster Efficiency Set
Reserved	0	0	1	Х	Х	Х	Х	Х	Х	Х	Do not use



### Only used in 3-line to read ID

INSTRUCTION	A.0			(	COMMA		Ε			DESCRIPTION
INSTRUCTION	A0	D7	D6	D5	D4	D3	D2	D1	D0	DESCRIPTION
H[1:0]=[1:1]										
Self	0	1	1	0	1	1	0	1	0	Identification:ID1
test/identification	0	1	1	0	1	1	0	1	1	Identification:ID2
Data read	0	1	1	0	1	1	1	0	0	Identification:ID3
	0	1	1	0	1	1	1	0	1	Identification:ID4

SDA\_IN and SDA\_OUT must be connected together.

# 9. INSTRUCTION DESCRIPTION

### **Function Set**

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	MX	MY	PD	H1	H0

Flag	Description
	SEG bi-direction selection
MX	MY=0:normal direction (SEG0->SEG101)
	MY=1:reverse direction (SEG101->SEG0)
	COM bi-direction selection
MY	MY=0:normal direction (COM0->COM66)
	MY=1:reverse direction (COM66->COM0)
	All LCD outputs at VSS (display off), bias generator and VLCD generator off, VLCD can be
	disconnected, oscillator off (external clock possible), RAM contents not cleared; RAM data
PD	can be written.
	PD=0:chip is active
	PD=1:chip is in power down mode
H0.H1	H0.H1 are used to select different instruction block
ΠV.Π I	Follow the instruction table

Read status byte

### Indicates the internal status of the ST7549

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	1	PD	0	0	D	Е	MX	MY	DO

Flag	Des	scrip	tion				
PD	PD	=0:cl	nip is active				
PD	PD	=1:cl	nip is in power down mode				
	D	Е	The bits D and E select the display mode.				
	0	0	Display blank				
D,E	0	1	All display segments on				
	1	1 0 Normal mode					
	1	1	Inverse video mode				
	DO	=0:L	SB is on top				
DO							
	See	e pag	je 20				

### Read data

8-bit data of Display Data from the RAM location specified by the column address and page address can be read to the microprocessor .

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
1	1				Read	data			



### Write data

8-bit data of Display Data from the microprocessor can be written to the RAM location specified by the column address and page address. The column address is increased by 1 automatically so that the microprocessor can continuously write data to the addressed page. During auto-increment, the column address wraps to 0 after the last column is written.

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
1	0		Write data						

### H[1:0]=[0:0]

### Set V<sub>LCD</sub> range

V<sub>LCD</sub> range L/H select

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	1	0	PRS

PRS=0: VLCD programming range LOW

PRS=1: VLCD programming range HIGH

### **Display Control**

This bits D and E selects the display mode.

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	1	D	0	Е

Flag	Des	scrip	tion
	D	Е	The bits D and E select the display mode.
	0	0	Display blank
D,E	1	0	Normal display
	0	1	All display segments on
	1	1	Inverse video mode

### Set Y address of RAM

Y [3:0] defines the Y address vector address of the display RAM.

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	0	Y <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Y <sub>0</sub>

<b>Y</b> <sub>3</sub>	Y <sub>2</sub>	<b>Y</b> <sub>1</sub>	Y <sub>0</sub>	CONTENT	ALLOWED X-RANGE
0	0	0	0	Page0 (display RAM)	0 to 101
0	0	0	1	Page1 (display RAM)	0 to 101
0	0	1	0	Page2 (display RAM)	0 to 101
0	0	1	1	Page3 (display RAM)	0 to 101
0	1	0	0	Page4 (display RAM)	0 to 101
0	1	0	1	Page5 (display RAM)	0 to 101
0	1	1	0	Page6 (display RAM)	0 to 101
0	1	1	1	Page7 (display RAM)	0 to 101
1	0	0	0	Page8 (display RAM)	0 to 101
1	0	0	1	Page9 (display RAM)	0 to 101

# ST7549

### Set X address of RAM

The X address points to the columns. The range of X is 0...101.

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	X <sub>6</sub>	$X_5$	X4	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	X <sub>0</sub>

X <sub>6</sub>	X <sub>5</sub>	X4	<b>X</b> <sub>3</sub>	<b>X</b> <sub>2</sub>	<b>X</b> <sub>1</sub>	X <sub>0</sub>	Column address
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
0	0	0	0	0	1	0	2
0	0	0	0	0	1	1	3
:	:	:	:	:	:	:	-
1	1	0	0	0	1	0	98
1	1	0	0	0	1	1	99
1	1	0	0	1	0	0	100
1	1	0	0	1	0	1	101

#### END

This command releases the read/modify/write mode, and returns the column and row address to the address it was at when the mode was entered.

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	1	1	0

#### Read/modify/write

This command is used paired with the "END " command. Once this command has been input, the display data read command does not change the column and row address, but only the display data write command increments (+1) the address depend on V register setting. This mode is maintained until the END command is input. When the END command is input, the address returns to the address it was at when the read/modify/write command was entered. This function makes it possible to reduce the load on the MPU when there are repeating data changes in a specified display region, such as when there is a blanking cursor.

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	1	1	1

\* Even in read/modify/write mode, other commands aside from display data read/write commands can also be used.





### H[1:0]=[0:1] Display configuration

Top/bottom row mode set data order

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	1	DO	Х	Х
Flag	Descriptio	n							

i lay	Description
	DO=0:LSB is on top
DO	DO=1:MSB is on top
	See page 20

### System Bias

Select LCD bias ratio of the voltage required for driving the LCD.

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	1	0	BS <sub>2</sub>	BS <sub>1</sub>	BS <sub>0</sub>

BS <sub>2</sub>	BS <sub>1</sub>	BS₀	Bias	Recommend Duty
0	0	0	11	1:100
0	0	1	10	1:81
0	1	0	9	1:65/1:68
0	1	1	8	1:49
1	0	0	7	1/40:1/36
1	0	1	6	1/24
1	1	0	5	1:18/1:16
1	1	1	4	1:10/1:9/1:8

### LCD bias voltage

Symbol	Bias voltage for 1/9 bias	Symbol	Bias voltage for 1/9 bias
VLCD	VLCD	V3	2/9 X VLCD
V1	8/9 X VLCD	V4	1/9 X VLCD
V2	7/9 X VLCD	VSS	VSS

### Set start line

Sets the line address of display RAM to determine the initial display line instruction. The RAM display data is displayed at the top of row (COM0) of LCD panel.

A0	WR(R/W)	D7	D6	D5	5 C	4	D3	D2	D1	D0	
0	0	0	1	S <sub>5</sub>	5	4	S₃	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	
S <sub>5</sub>	S <sub>4</sub>	S <sub>3</sub>		<b>S</b> <sub>2</sub>	S <sub>1</sub>		So	Li	ne addres	S	
0	0	0		0	0		0		0		
0	0	0		0	0		1		1		
0	0	0		0	1		0	2			
0	0	0		0	1		1	3			
:	:	:		:	:		:	:			
1	1	1		1	0		0	61			
1	1	1		1	0		1	62			
1	1	1		1	1		0	62			
1	1	1		1	1		1		63		



#### Set VOP value:

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	$V_{OP6}$	V <sub>OP5</sub>	V <sub>OP4</sub>	V <sub>OP3</sub>	V <sub>OP2</sub>	V <sub>OP1</sub>	V <sub>OP0</sub>

The operation voltage  $V_{LCD}$  can be set by software.

(1)

The parameters are explained in table 4. The maximum voltage that can be generated is depending on the VDD1 voltage and the display load current. Two overlapping VLCD ranges are selectable via the command "Booster control". For the LOW (PS=0) range a=a1 and for the HIGH (PRS=1) range a=a2 with steps equal to "b" in both ranges. Note that the charge pump is turned off if VOP [6;0] and the bit PRS are all set to zero

SYMBOL	VALUE	UNIT
a1	2.94(PRS=0)	V
a2	6.75(PRS=1)	V
b	0.03	V

### Table 4 Typical values for parameter for the HV-Generator programming





### H[1:0]=[1:0]

### Partial screen mode

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	1	0	PS

Flag	Description
	Full display mode or partial screen mode selection
PS	PS=0:Full display mode with MUX 1:68
	PS=1:Partial screen mode with MUX 1:17 or MUX 1:33

When enter Partial screen mode , COMS also works. The DDRAM position of COMS is at page9(DO) **Partial screen size** 

#### This instruction can select partial screen size

_		otion oun ot	partie							
	A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	0	1	0	0	WS

Flag	Description
	WS=0:partail screen mode with MUX 1:17(16 Common + COMS)
WS	WS=1:Partial screen mode with MUX 1:33( 32 Common + COMS)

#### Display part

This instruction can select partial screen modes

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	1	0	$DP_2$	DP <sub>1</sub>	DP <sub>0</sub>

Flag	Status			De	escription
_				Display common	DDRAM position
	0	0	0	Start from common 0	Start from page 0
-	0	0	1	Start from common 8	Start from page 1
	0	1	0	Start from common 16	Start from page 2
	0	1	1	Start from common 24	Start from page 3
$DP_2 DP_1 DP_0$	1	0	0	Start from common 32	Start from page 4
	1	0	1	Start from common 40	Start from page 5
	1	1	0	Start from common 48	Start from page 6
	1	1	1	Start from common 56	Start from page 7

The range of display common and DDRAM depends on the "WS" register . For example , if WS=1 and DP[2:0]=001 ,then display common is common 8 to common 39 and DDRAM position is page 1 to page4 and COMS is at page 9 . Moreover the bottom of DP[2:0] is common 66, when the range is over common66,there will be no more common output to display

### H[1:0]=[1:1]

### Reset

This instruction resets initial display line, column address, page address, and common output status select to their initial status .This instruction cannot initialize the LCD power supply, which is initialized by the RESB pin.

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0		
0	0	0	0	0	0	0	0	1	1		
rame frequency											
A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0		
0	0	0	0	0	0	1	FR2	FR1	FR0		

FR <sub>2</sub>	FR₁	FR₀	FR frequency
0	0	0	55 Hz ±15%
0	0	1	65 Hz ±15%
0	1	0	68 Hz ±15%
0	1	1	70 Hz ±15%
1	0	0	73 Hz ±10%
1	0	1	76 Hz ±15%
1	1	0	80 Hz ±15%
1	1	1	137 Hz ±15%



### **Release N-line inversion**

ST7549 returns to the frame inversion condition from the N-line inversion condition.

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	NL4	NL3	NL2	NL1	NL0

### Set N-line inversion

Sets the inverted line number within range of 3 to 33 to improve the display quality by controlling the phase of the internal LCD AC signal (M)

Note: The N-line inversion mode will be disabled when partial display mode enter. After the partial display mode end, the N-line inversion mode will return as it was.

NL4	NL3	NL2	NL1	NL0	Selected n-line inversion			
0	0	0	0	0	0-line inversion (frame inversion)			
0	0	0	0	1	3-line inversion			
0	0	0	1	0	4-line inversion			
0	0	0	1	1	5-line inversion			
:	:	:	:	:	:			
1	1	1	0	1	31-line inversion			
1	1	1	1	0	32-line inversion			
1	1	1	1	1	33-line inversion			

### **Booster Efficiency & Booster stages**

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	0	1	BE1	BE0	PC1	PC0

#### **Booster Efficiency**

The ST7549 incorporates software configurable Booster Efficiency. It could be used with Voltage multiplier to get the suitable Vout and Power consumption .Using lower Booster Efficiency level will get the lower Vout & lower Power consumption. *Default setting is Level 2.(suggest level)* 

Flag	Descr	iption	
	BE <sub>1</sub>	BE <sub>2</sub>	
	0	0	Booster Efficiency Level 4
BE[1:0]	0	1	Booster Efficiency Level 3
	1	0	Booster Efficiency Level 2(default)
	1	1	Booster Efficiency Level 1

### **Booster stages**

The ST7549 incorporates a software configurable voltage multiplier. After reset (RESB), the default voltage multiplier is related to "CP" pin(see page 11). Other voltage multiplier factors are set via this command .

Flag	Description							
	PC <sub>1</sub>	PC <sub>0</sub>						
	0	0	2*voltage multiplier(Booster X2)					
PC <sub>1</sub> , PC0	0	1	3*voltage multiplier(Booster X3)					
	1	0	4*voltage multiplier(Booster X4)					
	1	1	5*voltage multiplier(Booster X5)					

#### Self Test/Identification Data Read( Only used under 3-LINE interface)

These command set SDAOUT to Diver TxData-mode and enable to read the status of B1 B4 (ID1 ID4) from output of multiplexer inside the driver.

A0	D7	D6	D5	D4	D3	D2	D1	D0	Description		
0	1	1	0	1	1	0	1	0	Read the status of the B1 (ID1)		
0	1	1	0	1	1	0	1	1	Read the status of the B2 (ID2)		
0	1	1	0	1	1	1	0	0	Read the status of the B3 (ID3)		
0	1	1	0	1	1	1	0	1	Read the status of the B4 (ID4)		

# **10. COMMAND DESCRIPTION**

Referential Instruction Setup Flow: Initializing with the built-in Power Supply Circuits



Fig.24 Initializing with the Built-in Power Supply Circuits



# **11. LIMITING VALUES**

In accordance with the Absolute Maximum Rating System; see notes 1 and 2.

Parameter	Symbol	Conditions	Unit
Power Supply Voltage	VDD1	-0.5 ~ 5	V
Power supply voltage	VDD2	-0.5 ~ 5	V
Power supply voltage (VDD standard)	VLCDIN	4.5~13	V
Power supply voltage (VDD standard)	V1, V2, V3, V4	0.3 to VIcdin	V
Input voltage	CSB,RESB,A0,/WR,/RD,D7~D0	-0.5 ~ 5	V
Operating temperature	TOPR	-40 to +85	°C
Storage temperature	TSTR	–65 to +150	°C



### Notes

- 1. Stresses above those listed under Limiting Values may cause permanent damage to the device.
- 2. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to  $V_{SS}$  unless otherwise noted.
- 3. Insure that the voltage levels of V1, V2, V3, and V4 are always such that

VLCDIN V0 V1 V2 V3 V4 Vss



# 12. HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is

desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS devices").

### **13. DC CHARACTERISTICS**

 $V_{DD1}$  = 1.7 V to 3.3V;  $V_{SS}$  = 0 V; Vout = 3.0 to 13.0V;  $T_{amb}$  = -40 to +85 ; unless otherwise specified.

ltom	Symbol	Condition		Rating		Units	Applicable	
Item	Зушрог	Condition		Min.	Тур.	Max.	Units	Pin
Operating Voltage (1)	VDD1			1.7	_	3.3	v	Vss
Operating Voltage (2)	VDD2	(Relative to VSS)		2.4	_	3.3	v	VSS
High-level Input Voltage	VIHC	1		0.7 x VDD		VDD	V	
Low-level Input Voltage	VILC			VSS		0.3 x VDD	V	
High-level Output Voltage	VOHC			0.7 x VDD		VDD	V	
Low-level Output Voltage	VOLC			VSS		0.3 x VDD	V	
Input leakage current	ILI			-1.0		1.0	μA	
Output leakage current	ILO			-3.0		3.0	μA	
Liquid Crystal Driver ON	RON	Ta = 25°C	VLCDIN = 13.0 V	_	2.0	_	к	SEGn
Resistance		(Relative To VSS)	VLCDIN = 8.0 V	_	3.2			COMn *6
Frame frequency	FR			_	73		Hz	

ltom		Symbol	Condition		Rating		Linita	Applicable Pin
	Item	Symbol	Condition	Min.	Typ. Max.		Units	
	Input voltage	VDD1	(Relative To VSS)	1.7		3.3	V	
ver	Supply Step-up output	VLCDOUT	(Relative To VSS)	Ι	Ι	13	V	VLCDOUT
Power	voltage Circuit	VLCDOUT						
Internal	Voltage regulator		(Relative To VSS)		_	13	~	VLCDIN
Int	Circuit Operating	VLCDIN						
	Voltage							


Dynamic Consumption Current : During Display, with the Internal Power Supply ON Current consumed by total ICs(bare die)

Test pattern Symbol	Condition		Rating	Units	Notes		
	Condition	Min.	Тур.	Max.	Units	notes	
Diaplay Dettern		VDD = 3.0 V,					
SNOW	Display Pattern ISS	Booster X4	—	300	—	μA	
SINOW		V0 – VSS = 9.0 V					
Power Down	ISS	Ta = 25°C	_	0.01	2	μA	

#### Notes to the DC characteristics

1. The maximum possible  $V_{LCD}$  voltage that may be generated is dependent on voltage, temperature and (display) load.

- 2. Internal clock
- 3. Power-down mode. During power down all static currents are switched off.
- 4. If external  $V_{\text{LCDIN}},$  the display load current is not transmitted to  $I_{\text{DD}}.$
- 5. V<sub>OUT</sub> external voltage applied to VLCDIN pin; VLCDIN disconnected from VLCDOUT (no connect)



### **14. TIMING CHARACTERISTICS**

System Bus Read/Write Characteristics 1 (For the 8080 Series MPU)



(VDD = 3.3V , Ta =25°C)

Item	Signal	Symbol	Condition	Rat	ing	Units
item	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time		tAH8		10	—	
Address setup time	A0	tAW8		100	—	
System cycle time		tCYC8		400	—	
Enable L pulse width (WRITE)	WR	tCCLW		80	—	
Enable H pulse width (WRITE)	VVK	tCCHW		80	—	
Enable L pulse width (READ)	RD	tCCLR		140	—	ns
Enable H pulse width (READ)		tCCHR		80		
WRITE Data setup time		tDS8		80	—	
WRITE Address hold time		tDH8		10	—	
READ access time	D0 to D7	tACC8	CL = 100 pF	—	70	
READ Output disable time		tOH8	CL = 100 pF	5	50	]



#### (VDD = 2.7 V, Ta = $25^{\circ}$ C)

literer	Signal	Cumb al	Condition	Rating		Units
Item	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time		tAH8		15	_	
Address setup time	A0	tAW8		150	_	
System cycle time		tCYC8		600	—	
Enable L pulse width (WRITE)	WR	tCCLW		220	_	
Enable H pulse width (WRITE)	WK	tCCHW		180	—	
Enable L pulse width (READ)	RD	tCCLR		220	—	ns
Enable H pulse width (READ)		tCCHR		180	—	
WRITE Data setup time		tDS8		120	_	
WRITE Address hold time	D0 to D7	tDH8		15	—	
READ access time	D0 to D7	tACC8	CL = 100 pF	_	140	
READ Output disable time		tOH8	CL = 100 pF	10	100	

(VDD = 1.8V , Ta = 25°C )

Item	Signal	Symbol	Condition	Rati	Units	
liem	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time		tAH8		30	—	
Address setup time	A0	tAW8		200	—	
System cycle time		tCYC8		1000	—	
Enable L pulse width (WRITE)	WR	tCCLW		360	—	
Enable H pulse width (WRITE)	WK	tCCHW		280	—	
Enable L pulse width (READ)	RD	tCCLR		360	—	ns
Enable H pulse width (READ)	KD	tCCHR		280		
WRITE Data setup time		tDS8		200	—	
WRITE Address hold time	D0 to D7	tDH8		30	—	
READ access time	001007	tACC8	CL = 100 pF	_	240	
READ Output disable time		tOH8	CL = 100 pF	10	200	

\*1 The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast,

(tr +tf) (tCYC8 – tCCLW – tCCHW) for (tr + tf) (tCYC8 – tCCLR – tCCHR) are specified.

\*2 All timing is specified using 20% and 80% of VDD as the reference.

\*3 tCCLW and tCCLR are specified as the overlap between CSB being "L" and WR and RD being at the "L" level.



#### System Bus Read/Write Characteristics 1 (For the 6800 Series MPU)



Figure 27.

			(100 010 1, 10 20 0)			
ltem	Signal	Symbol	Condition	Rat	Units	
liem	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time		tAH6		10		
Address setup time	A0	tAW6		0		
System cycle time		tCYC6		240		
Enable L pulse width (WRITE)	WR	tEWLW		80		
Enable H pulse width (WRITE)	- VVK	tEWHW		80		
Enable L pulse width (READ)	- RD	tEWLR		80	—	ns
Enable H pulse width (READ)		tEWHR		140		
WRITE Data setup time		tDS6		80	—	
WRITE Address hold time	D0 to D7	tDH6		10	—	
READ access time	D0 to D7	tACC6	CL = 100 pF	—	70	]
READ Output disable time		tOH6	CL = 100 pF	5	50	

(VDD = 3.3 V , Ta = 25°C )



#### (VDD = 2.7V , Ta =25°C )

ltom	Circul	Symbol	Condition	Rating		T
Item	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time		tAH6		15	_	
Address setup time	A0	tAW6		0	_	
System cycle time		tCYC6		400	_	
Enable L pulse width (WRITE)		tEWLW		220	_	
Enable H pulse width (WRITE)	WR	tEWHW		180	_	
Enable L pulse width (READ)	- RD	tEWLR		220	_	ns
Enable H pulse width (READ)		tEWHR		180	_	
WRITE Data setup time		tDS6		120	_	
WRITE Address hold time		tDH6		15	_	
READ access time	- D0 to D7	tACC6	CL = 100 pF	—	140	
READ Output disable time		tOH6	CL = 100 pF	10	100	

#### (VDD =1.8V , Ta =25°C )

Itom	Signal	Symbol (	Condition	Rating		Units
Item	Signal	Зушрог	Conduon	Min.	Max.	Onits
Address hold time		tAH6		30	_	
Address setup time	A0	tAW6		0	—	
System cycle time		tCYC6		640	_	
Enable L pulse width (WRITE)	WR	tEWLW		360	_	
Enable H pulse width (WRITE)	VVK	tEWHW		280	_	
Enable L pulse width (READ)	RD	tEWLR		360	_	ns
Enable H pulse width (READ)		tEWHR		280	_	
WRITE Data setup time		tDS6		200	_	
WRITE Address hold time	D0 to D7	tDH6		30	_	
READ access time		tACC6	CL = 100 pF	_	240	
READ Output disable time		tOH6	CL = 100 pF	10	200	

\*1 The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast,

(tr +tf) (tCYC6 – tEWLW – tEWHW) for (tr + tf) (tCYC6 – tEWLR – tEWHR) are specified.

 $^{\ast}2$  All timing is specified using 20% and 80% of VDD as the reference.

\*3 tEWLW and tEWLR are specified as the overlap between CSB being "L" and E.



#### SERIAL INTERFACE(4-Line Interface)



#### Fig 28.

(V<sub>DD</sub>=3.3V,Ta=25)

ltom	Signal	Symbol	Condition	Rating		Units
Item	Signal	Symbol		Min.	Max.	Units
Serial Clock Period		tSCYC		150	_	
SCL "H" pulse width	SCL	tSHW		75	_	
SCL "L" pulse width		tSLW		75	_	
Address setup time	4.0	tSAS		20	_	
Address hold time	- A0	tSAH		100	_	ns
Data setup time	0	tSDS		20	_	
Data hold time	- SI	tSDH		10	_	
CS-SCL time	COD	tCSS		20	_	
CS-SCL time	CSB	tCSH		140	_	

(V<sub>DD</sub>=2.7V,Ta=25)

Item	Signal	Symbol	Condition	Rating		Units
nem	Signal	Symbol	Condition	Min.	Max.	Units
Serial Clock Period		tSCYC		300	—	
SCL "H" pulse width		tSHW		150	—	
SCL "L" pulse width		tSLW		150	—	
Address setup time		tSAS		30	—	
Address hold time	A0	tSAH		150	—	ns
Data setup time	SI.	tSDS		30	—	
Data hold time	SI	tSDH		20	—	
CS-SCL time		tCSS		30	_	
CS-SCL time	CSB	tCSH		200	_	



#### (V<sub>DD</sub>=1.8V,Ta=25)

Item	Signal	Symbol	Condition	Rating		Units
nem	Sigilai	Symbol	Condition	Min.	Max.	Units
Serial Clock Period		tSCYC		500	_	
SCL "H" pulse width	-	tSHW		250	—	
SCL "L" pulse width		tSLW		250	—	
Address setup time		tSAS		60	_	
Address hold time	A0	tSAH		250	_	ns
Data setup time	<u> </u>	tSDS		60	—	
Data hold time	SI	tSDH		50	_	
CS-SCL time		tCSS		40	_	
CS-SCL time	CSB	tCSH		350	—	

\*1 The input signal rise and fall time (tr, tf) are specified at 15 ns or less.

 $^{\ast}2$  All timing is specified using 20% and 80% of VDD as the standard.



SERIAL INTERFACE(3-Line Interface)



#### Fig 28.

(V<sub>DD</sub>=3.3V,Ta=25)

ltem	Signal	Symbol	Condition	Rati	Units	
nem -	Signal	Symbol		Min.	Max.	Units
Serial Clock Period	SCL t	tSCYC		150	—	
SCL "H" pulse width		tSHW		75	_	
SCL "L" pulse width		tSLW		75	_	
Data setup time	61	tSDS		20	_	ns
Data hold time	SI	tSDH		10	_	
CS-SCL time	CSB	tCSS		20	_	
CS-SCL time		tCSH		140	_	]

#### (V<sub>DD</sub>=2.7V,Ta=25)

		1				-
ltem	Signal	Symbol	Condition	Rati	Units	
nem	Signal	Symbol	Condition	Min.	Max.	Units
Serial Clock Period		tSCYC		300	_	
SCL "H" pulse width	-	tSHW		150	_	
SCL "L" pulse width		tSLW		150	_	
Data setup time	<u>e</u> l	tSDS		30	_	ns
Data hold time	SI	tSDH		20	_	
CS-SCL time		tCSS		30	_	
CS-SCL time	CSB	tCSH		200	_	



(V<sub>DD</sub>=1.8V,Ta=25)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	Units
Serial Clock Period		tSCYC		500	—	
SCL "H" pulse width	SCL	tSHW		250	—	
SCL "L" pulse width		tSLW		250	—	
Data setup time	SI	tSDS		60	—	ns
Data hold time		tSDH		50	—	
CS-SCL time	CSB	tCSS		40	—	
CS-SCL time		tCSH		350	—	

\*1 The input signal rise and fall time (tr, tf) are specified at 15 ns or less.

 $^{\ast}2$  All timing is specified using 20% and 80% of VDD as the standard.

#### SERIAL INTERFACE(I<sup>2</sup>C Interface)



<sup>(</sup>V<sub>DD</sub>=3.3V,Ta=25)

ltem		Signal Symbol	0	Rating		
			Condition	Min.	Max.	- Units
SCL clock frequency	SCL	FSCLK		-	400	kHZ
SCL clock low period	SCL	TLOW		1.3	-	us
SCL clock high period	SCL	THIGH		0.6	-	us
Data set-up time	SI	TSU;Data		100	-	ns
Data hold time	SI	THD;Data		0	0.9	us
SCL,SDA rise time	SCL	TR		20+0.1Cb	300	ns
SCL,SDA fall time	SCL	TF		20+0.1Cb	300	ns
Capacitive load represented by each bus line		Cb		-	400	pF
Setup time for a repeated START condition	SI	TSU;SUA		0.6	-	us
Start condition hold time	SI	THD;STA		0.6	-	us
Setup time for STOP condition		TSU;STO		0.6	-	us
Tolerable spike width on bus		TSW		-	50	ns
BUS free time between a STOP and START condition	SCL	TBUF		1.3		us



## **15. RESET TIMING**





(VDD = 3.3V , Ta = –40 to  $85^{\circ}$ C )

ltem	Signal Symbol Condition	Symbol	Condition	Rating			Units
item		Condition	Min.	Тур.	Max.	Units	
Reset time		tR				1	us
Reset "L" pulse width	RESB	tRW		1			us

(VDD = 2.7V , Ta = -40 to  $85^{\circ}$ C )

Item	Signal Symbol	Condition		Rating	Unito		
item	Signal	Symbol	Condition	Min. Ty	Тур.	Max.	Units
Reset time		tR		_	_	2.0	us
Reset "L" pulse width	RESB	tRW		2.0		_	us

(VDD = 1.8V , Ta = -40 to 85°C )

ltem	Signal	Symbol	Condition	Rating			Units
nem	n Signal Sym	Symbol	Condition	Min.	Тур.	Max.	Units
Reset time		tR		-		3.0	us
Reset "L" pulse width	RESB	tRW		3.0	—	_	us



# APPLICATION NOTE

ST7549	OSC : Vdd T8 : Vdd
Resolution : 68(67COM+ICON)*102(SEG)	T9 : Vdd
Interface : 6800 series	T10 : Vdd
Internal analog circuit	T11 : Vss
Internal OSC	PS0 : Vss
Booster : X5	PS1 : Vdd
Bias ratio default : 1/9	PS2 : Vdd
(bias ratio can be changed by instruction)	CP : Vdd
C=1.0 uF R=10 K	BR : Vdd



## **ST7549**

ST7549	OSC:Vdd T8:Vdd
Resolution : 68(67COM+ICON)*102(SEG)	T9 : Vdd
Interface : 8080 series	T10 : Vdd
Internal analog circuit	T11 : Vss
Internal OSC	PS0 : Vss
Booster: X5	PS1 : Vdd
Bias ratio default : 1/9	PS2 : Vss
(bias ratio can be changed by instruction)	CP : Vdd
C=1.0 uF	BR : Vdd



## **ST7549**

ST7549	OSC : Vdd T8 : Vdd
Resolution : 68(67COM+ICON)*102(SEG)	T9 : Vdd
Interface : 4-line	T10 : Vdd
Internal analog circuit	T11 : Vss
Internal OSC	PS0 : Vss
Booster : X5	PS1 : Vss
Bias ratio default : 1/9	PS2 : Vss
(bias ratio can be changed by instruction)	CP : Vdd
C=1.0 uF R=10 K	BR : Vdd



ST7549 Resolution : 68(67COM+ICON)*102(SEG) Interface : 3-line Internal analog circuit Internal OSC Booster : X5 Bias ratio default : 1/9 (bias ratio can be changed by instruction) C=1.0 uF R=10 K	OSC : Vdd T8 : Vdd T9 : Vdd T10 : Vdd T11 : Vss PS0 : Vss PS1 : Vss PS2 : Vdd CP : Vdd BR : Vdd
C=1.0 uF R=10 K	BR : Vdd (ID1,ID2,ID3,ID4)=(1,1,1,1)



## ST7549

Resolution : 68(67COM+ICON)*102(SEG)	OSC : Vdd
Interface : I2C	T8 : Vdd
Internal analog circuit	T9 : Vdd
Internal OSC	T10 : Vdd
Booster : X5	T11 : Vss
Bias ratio default : 1/9	PS0 : Vdd
(bias ratio can be changed by instruction)	PS1 : Vdd
SA[1:0]:=(0,0)	PS2 : Vdd
(SA[1:0] are slave address of I2C)	CP : Vdd
(SA[1:0] are slave address of I2C)	CP : Vdd
C=1.0 uF R=10 K	BR : Vdd

